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Abstract—Integration density is a major drawback of today’s 
associative memories required for intelligent data processing for 
such as pattern recognition or classification. Ultra dense 
complementary resistive switch-based architectures are thought 
to overcome this issue, offering a footprint of 4F2. Here we 
demonstrate the feasibility of an 8 by 16 associative capacitive 
network.  
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I.  INTRODUCTION  
Complementary resistive switches (CRS) are emerging two 
terminal memristive devices offering inherent sneak path 
prevention and low power consumption [1]. CRS devices are 
suited for ultra-dense 4F2 non-volatile memory applications. 
By engineering different capacitance values to each part cells, a 
non-destructive capacitive read-out is feasible [2], which can 
be exploited for implementation of associative capacitive 
networks (ACN) [3]. ACNs are capable of performing fully 
parallel recognition tasks, evaluating the Hamming distances 
between stored and input patterns (Fig. 1).  
 
Fig. 1. ACN architecture. Taken from [3]. 
In [3] we have introduced the basic concept which we want to 
demonstrate live. The topic matches the ISCAS track selection 
‘Neural Systems and Applications’ and the CAS-FEST topic 
on ‘Memristive devices, circuits, systems and applications’. 
II. DEMONSTRATION SETUP AND VISITOR EXPERIENCE 
Fig. 2a shows the ACN chip which is bonded to a 28-pin chip 
carrier. An 8 by 16 associative array is depicted (Fig. 2b). 
 
Fig. 2. (a) Experimental ACN network (8 by 16) array with 4×10 µm2 and 
20×10 µm2 cells bonded to a 28-pin chip carrier. (b) High resolution image of 
the ACN array.  
The basic measurement unit (MU) is depicted in Fig. 13. A 
pulse generator gives the input signal to the MU, generating 
the search pattern and addressing the ACN chip. The ACN 
match line signals are evaluated by the MU which can be 
displayed by an oscilloscope. Further details for of the 
required hardware blocks can be found in [3]. 
 
 
Fig. 3. External circuitry 
receiving input signals 
and evaluating the 
Hamming distances. The 
chip carrier providing the 
CAN array is inserted on 
top. Additional hardware: 
pulse generator and 
oscilloscope. 
REFERENCES 
[1] E. Linn, R. Rosezin, C. Kügeler, and R. Waser, “Complementary 
Resistive Switches for Passive Nanocrossbar Memories,” Nat. 
Mater., vol. 9, pp. 403-406, 2010. 
[2] S. Tappertzhofen, E. Linn, L. Nielen, R. Rosezin, F. Lentz, R. 
Bruchhaus, I. Valov, U. Böttger, and R. Waser, “Capacity based 
Nondestructive Readout for Complementary Resistive Switches,” 
Nanotechnology, vol. 22, pp. 395203/1-7, 2011. 
[3] O. Kavehei, E. Linn, L. Nielen, S. Tappertzhofen, S. Skafidas, I. 
Valov, and R. Waser, “Associative Capacitive Network based on 
Nanoscale Complementary Resistive Switches for Memory-Intensive 
Computing,” Nanoscale, vol. 5, pp. 5119-5128, 2013. 
978-1-4799-3432-4/14/$31.00 ©2014 IEEE 439
